WHAT IS CLAIMED IS:

1		1.	A method for pulse width modulation comprising the steps of:			
2		provio	ling a pulse width modulator having n bits of resolution and a nominal			
3	time period P _n	time period P _n ;				
4		suppl	ying an additional timer to generate K associated states and having a			
5	timer period P	т;				
6		associating a modulator output value with each one of said K states; and				
7		establishing a pulse width modulation update interval of K*P _T .				
1		2.	The method of claim 1 wherein P_T is an integer multiple of P_n .			
1		3.	The method of claim 1 wherein said pulse width modulator includes an			
2	overflow bit.					
1		4.	The method of claim 1 wherein $P_T = P_n$.			
1		5.	A method for improving the resolution of an n bit pulse width			
2	modulator having a nominal time period of P _n , the method comprising the steps of:					
3		suppl	lying an additional timer having K associated states and a timer period of			
4	P_T ;					
5		associating a modulator output value with each one of said K states; and				
6	outputting a pulse according to said modulator output value during each time					
7	period P _n occurring within said timer period P _T during each one of said K timer states,					
8	whereby the r	esolut	ion of said n bit pulse width modulator substantially equals $n = \log_2(K)$.			
1		6.	The method of claim 5 wherein P_T is an integer multiple of P_n .			
1		7.	The method of claim 5 wherein said pulse width modulator includes an			
2	overflow bit.					
1		8.	The method of claim 5 wherein $P_T = P_n$.			

1	9. The meth	and of claim 5 where P_T is other than an integer multiple of			
2	P_n and $P_T >> P_n$.				
1	10. The meth	nod of claim 9 wherein said pulse width modulator includes an			
2	overflow bit.				
3	11. A compu	ter program product for pulse width modulation comprising:			
4	a compu	ter readable storage medium having computer readable			
5	program code means embedded in said medium, said computer readable program code mea				
6	having:				
 7	a first co	mputer instruction means for associating K timer states with a			
11 8	timer having a period P _T ; and				
9	a second	computer instruction means for reading a commanded pulse			
10	width modulation duty cycle;				
7 7 8 9 10 11	a third co	omputer instruction means for assigning an n bit modulator			
12					
<u> </u>		puter program product of claim 11 wherein said third			
1 2	computer instruction means updates said n bit modulator output value assigned to each state				
1 3					
1	13. A metho	od for controlling the brightness of a display using pulse width			
2	2 modulation comprising the steps of:				
3	receiving a com	receiving a commanded brightness level;			
4	using an n bit p	ulse width modulator to assert a plurality of pulses in			
5	accordance with an output of said n bit pulse modulator wherein said modulator has a period				
6	P_n ;				
7	assigning a modulator output value to each one of K states of a K state time				
8	wherein said timer has a period P _T ;				
9	outputting said plurality of pulses according to said modulator output value				
10	during each P_n period occurring within timer period P_T ; and				
11	supplying power to the display in accordance with said plurality of pulses.				

	1		14.	An apparatus for pulse width modulation comprising:		
	2		an n bi	t pulse width modulator having a nominal modulator period P_n ;		
	3		a timei	to generate K timer states and having a timer period P_T ;		
	4		a comp	outing device for assigning a modulator output value to each of said K		
	5	states; and				
	6		wherel	by said modulator outputs a plurality of pulses according to said		
	7	modulator output value during each P_n period occurring within timer period P_T and whereby				
	8	said pulse width modulator has a resolution of $n + \log_2 K$.				
	1		15.	The apparatus of claim 14 wherein said timer is included within said		
	2	computing device.				
	1		16.	The apparatus of claims 14 where P_T is an integer multiple of P_n .		
	1		17.	The apparatus of claim 14 wherein P_T is other than an integer multiple		
178	2	of P_n and $P_T >> P_n$.				
and the state of t	1		18.	The apparatus of claim 14 wherein said modulator further comprises		
	2	overflow bit.	10.	The apparatus of elaini 11 wholem said modulater factor comprises		
	_	0 1 01110 11 0101				
	1		19.	An apparatus improving the resolution of an n bit pulse width		
	2	modulator having a P_n period, the apparatus comprising:				
	3 .		a time	r to generate K timer states and having a timer period P_T ;		
	4		a com	puting device for assigning a modulator output value to each of said K		
	5	states; and				
	6			by said modulator outputs a plurality of pulses according to a modulator		
	7	output value during each P_n period occurring within timer period P_T and whereby the pulse				
	8	width modulator has a resolution of $n + \log_2 K$.				
	1		20.	An LED backlit display comprising:		
	2		an arr	ay of LEDs;		
	3		an n b	oit pulse width modulator having a period of P_n ;		

4	a computing device for assigning a modulator output value to each of said K
5	states;
6	whereby said modulator outputs a plurality of pulses according to said
7	modulator output value during each P_n period occurring within timer period P_T and whereby
8	said pulse width modulator has a resolution of $n + \log_2 K$; and
9	a driver for supplying power to said array in accordance with said modulator
10	output.